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 
Abstract— This paper describes the method by which a large 
hardware-in-the-loop environment has been realized for 3-phase 
AC power systems. The environment allows an entire laboratory 
power network topology (generators, loads, controls, protection 
devices and switching) to be placed in the loop of a large power 
network simulation. The system is realized by using a real-time 
power network simulator, which interacts with the hardware via 
indirect control of a large synchronous generator and by 
measuring currents flowing from its terminals. These measured 
currents are injected into the simulation via current sources to 
close the loop. This paper describes the system architecture and, 
most importantly, the calibration methodologies which have been 
developed to overcome measurement and loop latencies. In 
particular a new phase advance calibration removes the 
requirement to add unwanted components into the simulated 
network to compensate for loop delay. The results of early 
commissioning experiments are demonstrated. The present system 
performance limits under transient conditions (approximately 
0.25 Hz/s and 30 V/s to contain peak phase and voltage tracking 
errors within 5° and 1%) are defined mainly by the 
controllability of the synchronous generator. 
 
Index Terms— Power system simulation, Power system 
stability, Power system security, Power system protection, 
Calibration, Electric variables measurement, Real time systems, 
Digital control 
I. NOMENCLATURE 
IG Vector of 3-phase currents from 80kVA generator 
IN Vector of 3-phase currents flowing into hardware 
Kf Feedforward control gain (normally 1) for throttle 
Kφ Frequency target offset per radian of phase tracking error 
tC Interface delay time which needs to be calibrated 
VN Vector of 3-phase voltages at shared node in hardware 
VN
* Vector of 3-phase voltages at shared node in simulation 
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II. INTRODUCTION 
HE use of hardware-in-the-loop (HIL) digital simulation 
for testing of power equipment has increased in popularity 
over recent years. A key enabler of this is the availability of 
computing power necessary to simulate power systems in 
real-time, with the fidelity required to simulate transient 
phenomena in power systems. Traditionally 
hardware-in-the-loop simulation has been used for testing of 
secondary power equipment such as protection relays and 
controllers for machines and converters [1-7]. 
A key aspiration, however, is to couple entire electrical 
networks in hardware to digital models of other electrical 
networks running in real-time. The hardware network might 
contain many generators, loads, cables, transmission lines and 
transformers. The simulated network might be even more 
complex, or might be a very simple network such as an infinite 
bus or large single generator. The construction of such a 
system allows sections of power systems to be constructed in 
hardware, and coupled to simulations of larger power networks 
which cannot be implemented in hardware due to constraints 
of time, cost, and space. The results from experiments 
performed on such a system have high credibility due to the 
use of actual hardware and control systems wherever possible. 
For example the works of [8-11] could be further verified by 
installing the proposed hardware (several PV inverters with 
controllers, diesel generators and/or battery storage, loads etc.) 
in the laboratory at the multi-kW scale, and coupling them to a 
simulation of a the distribution grid at a suitable point of 
common coupling (PCC). The proposed hardware network can 
then be subjected to simulations of grid perturbations and 
faults, etc., and the desired response verified. Such a step 
represents a sensible final test of a prototype power system 
before deployment in the real world. 
To achieve such a goal requires a specialized interface to 
“transfer” power and maintain the conservation of energy 
between the simulated network and the hardware network. 
This interface must emulate the simulated model at the point 
where the hardware is connected. Generally a controllable 
power supply is needed where the current and voltage output 
can be set. This is known as Power-Hardware-in-the-Loop 
(PHIL) simulation. 
The characterization of the restrictions for stable PHIL must 
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be highlighted.  A key issue is the delay introduced in the 
interface between the digitally simulated network and the 
physical hardware network.  Generally the minimum delay 
possible is restricted by the time-frame of the digital 
simulation.  This is generally in the region of 10 – 100s in a 
dynamic electromagnetic simulation; for example the default 
time frame for network simulations on the RTDS real-time 
digital simulator [12] system is 50s. 
There are methods for reducing errors caused by the 
interface delay by adding additional components in simulation 
to compensate for the delay.  This may be a transmission line 
model, using the Bergeron traveling wave method, or a 
transformer.  This is a recommended method for use with the 
RTDS simulator [13].  There are limits to this however.  The 
compensating component must have the parameters that will 
compensate for the delay.  If a transmission line is used, the 
minimum length of the line is restricted by the size of the time 
delay.  Similarly, if a transformer is used, the minimum 
reactance of the transformer is restricted.  There have been 
efforts to minimize this restriction. Verma et al. [14] 
demonstrate a method for utilizing shorter lines to interface the 
hardware and software.  These techniques still require the 
introduction of additional components into the simulated 
network.  This may not be ideal in certain networks; for 
example real marine power systems have low impedance, so 
adding such artificial components can degrade the accuracy of 
dynamic studies or fault studies on these networks. 
Wu et al. proposes a solution to the error caused by this time 
delay by representing the hardware-under-test (HUT) with a 
linear time-varying first order system to predict the behavior of 
the HUT [15].  Results show that this can reduce the error 
introduced by the delay, although in the example used the 
HUT is a first-order resistor/inductor circuit.  This technique 
may be not as effective for more complex networks with 
non-linear components. 
Other constraints for PHIL must also be considered such as 
measurement accuracy and interface dynamics.  Ayasun et al. 
suggests a system to evaluate the performance of the interface 
by categorizing parameters required such as latency, and 
measurement accuracy [16]. Ren et al. [17] highlight the 
stability issues that become inherent in PHIL simulation and 
assess the effectiveness of several interfacing techniques 
highlighting the strengths and weaknesses of each. 
There are few test facilities that are available that have 
capabilities of PHIL simulation with primary hardware. The 
Centre for Advanced Power Systems (CAPS) facility in 
Florida State University has the capability to test 5MW 
machines [18], wind energy systems [19], drive controllers 
[20] and run complex all-electric ship models in real-time [21] 
using several RTDS simulator systems in parallel operation.  
The University of Newcastle-Upon-Tyne has also reported 
the capability of power-hardware-in-the-loop with the 
development of a 145kW Virtual Power System [22]. 
PHIL simulation generally relies on high powered, 
controllable sources to interface the hardware and emulate the 
software network.  A solid-state inverter is typically used, but 
this requires expensive high powered components and a 
custom control system.  Depending on the study, it may also 
need refined voltage or current resolution. The method 
presented in this paper relies on control of a synchronous 
generator as the interface between the hardware and software 
components of the network (see section III).  This is 
particularly suited for simulating balanced 3-phase systems 
with low dynamic changes, since hardware 
capacitive/inductive filters at the interface for improving total 
harmonic distortion (THD) are not required. 
In the method described, no artificial components are 
introduced to the simulated network to compensate for the 
interface delay. Instead, interface delay compensation is dealt 
with by introducing a new phase advance calibration. This 
technique is not specific to the synchronous generator method 
described here, and could equally be applied to an 
inverter-based interface. In addition, since the laboratory is a 
large power network with many devices, substantial care must 
be taken with all voltage and current measurements to ensure 
that their amplitude and phase accuracy is acceptable. This 
paper describes the optimized calibration methodologies which 
have been developed to account for varying performance 
across many hardware measurement channels, including the 
effects of anti-aliasing filters and analog to digital converter 
(ADC) skews. These calibrations are described in detail in 
Section IV. Section V follows on to describe the control of the 
synchronous generator. Finally, performance of the entire 
PHIL system, when perturbed by dynamic load changes within 
both simulation and hardware, is demonstrated in section VI. 
Conclusions and further work opportunities are summarized in 
section VII.  
III. ARCHITECTURE OVERVIEW AND PRINCIPLE 
The system architecture consists of a simulated power 
network, and a real hardware network under test (HUT) in the 
laboratory (Fig. 1). The two networks are coupled together via 
a shared 3-phase node which exists both in simulation and in 
hardware. In the hardware, the node voltages VN are forced at 
the terminals of a large (80kVA) 3-phase synchronous 
generator, which is directly coupled to a resistive loadbank set 
to approximately 10-20kW. The load magnitude is not critical 
but must be sufficient to enable sinking of power or negative 
Rates of Change of Frequency (ROCOF) required by the 
simulation scenarios. Injection of power or positive ROCOF is 
provided by a 67kW DC motor coupled to a fast-responding 
active rectifier which allows tight control. The inertia of the 
combined motor-generator set is approximately H=1.0 pu. The 
excitation for the generator is via a small solid-state 
motor-drive card which supplies the rotor field within a 
fixed-speed dynamo, whose stator in turn connects to the 
generator field. This system was originally installed to mimic a 
generator installation at the multi-megawatt scale. 
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Fig. 1.  Closing the loop between simulation and hardware 
 
The voltages at the generator/loadbank terminals are driven, 
as accurately as can be achieved, to match the simulated nodal 
voltages at the shared node in real time. This causes currents 
IN to flow in the laboratory network (HUT). The hardware can 
consist of cables, switches, impedances, generators 
(synchronous, induction and/or inverter etc.), or loads (static 
resistive, static reactive, and/or induction etc.). This in turn 
causes frequency, voltage and power flow fluctuations in these 
hardware elements. Microgrid management algorithms which 
control parts of the laboratory power network may also react 
by adjusting controls, switches, loads or generators in real 
time. Closure of the simulation loop is achieved by measuring 
the 3 phase currents IN. These 3 current measurements are then 
passed back to the simulation, where they are injected at the 
shared node by using 3 single-phase current-source elements. 
 
A. Architecture details 
The network simulation is carried out on an RTDS simulator 
[12], which operates with a 50µs frame time. This uses the 
RSCAD [23] simulation environment. This simulation 
resource is two floors distant from the laboratory hardware and 
the machine controls. The laboratory hardware, including the 
machine controls for the 80kVA motor-generator set, is 
controlled using an RTS real-time-system controller [24], 
which is a multi-processor VME-based system, operating at a 
2000μs fundamental frame time with ADC sampling and 
digital pre-filtering at 666.66μs. The RTS controller can be 
programmed via MATLAB Simulink (using the Real-Time 
Workshop extension) which makes it suitable for rapid 
prototyping and implementation of novel power system control 
and protection schemes [3]. The RTS controller is situated 
locally to the laboratory hardware, since it has many 
hard-wired instrumentation connections to the hardware. This 
hybrid use of the RTDS simulator and the RTS controller 
results in some communication overhead, but allows the 
different strengths of each of these two devices to be best used. 
 
B. Instrumentation and communication 
Measurement of VN, the voltage at the shared node, is done 
by using a 3-phase Voltage Transformer (VT). Measurement 
of the currents IN and IG is done using Current Transformers 
(CTs) burdened with suitable resistances. In all cases, shielded 
treble twisted-pair cable sets are used to bring the signals to 
the RTS controller (VN and IG) and RTDS simulator (IN), via 
suitable scaling, isolation and anti-aliasing filtering. The 
measurement IG is not directly required for the 
hardware-in-the-loop system, but is used for the feed-forward 
control of the 80kVA drive, described in section V. At the 
RTS controller and RTDS simulator, signals are sampled using 
ADCs. A non-trivial stage is the passing of data from the 
RTDS simulator to the RTS controller. This data consists of 
the 3-phase voltage set VN
*
 which the RTDS simulation wishes 
to force at the shared node. This passing of data is required 
because the simulation and control functions have been split 
between the RTDS simulator and RTS controller. 
It was considered to implement this control digitally via an 
optical link, and this may eventually prove to be a better 
system due to lower calibration and noise errors. In the present 
implementation, however, the simulated 3-phase voltage set 
VN
*
 at the shared node in the simulation is simply passed using 
analogue voltages. The signals pass from 3 digital to analog 
converters (DACs) at the RTDS simulator via a shielded treble 
twisted-pair cable set to the RTS controller where they are 
re-sampled on 3 unfiltered ADCs. 
Comprehensive data logging is carried out using the RTS 
controller infrastructure. The results of the simulation on the 
RTDS can also be captured. Matching the two sets of data 
together after test runs presently requires some degree of 
manual intervention since there is currently no synchronized 
clock information between the RTS and RTDS datasets. 
 
IV. CALIBRATION AND LOOP LATENCY 
Referring to Fig. 1, there are three important latency 
mechanisms which need to be understood. These mechanisms 
are described below. The second and third mechanisms must 
be carefully accounted for via calibrations. 
Firstly, there is an overall loop latency which includes the 
RTS processing/measurement time, 80kVA generator response 
time, and RTDS processing time. The processing loop latency 
is of the order of 3000-6000μs, dominated by a time of 1½-3 
frames for the RTS controller to sample, process and output its 
results. This time is of little consequence being of the order of 
15% of one cycle at 50Hz. The signal measurement algorithms 
within the RTS controller average over 1½-2 cycles for 
amplitude and phase measurements and 5 cycles for measuring 
frequency, adding up to ~50ms to the complete response time. 
These measurement algorithms have been optimized to 
minimize noise and ripple in the presence of interference and 
THD during laboratory experiments, and there is scope to 
reduce these times for use specifically in the PHIL application. 
Of most significance is the generator response time to torque 
RTDS 
80 kVA motor-generator 
RTS 
10kW 
Fixed 
load 
~ M 
Laboratory power 
network (HUT) 
Measured 
current flows IN 
to HUT 
Simulation resulting in 
node voltages VN
*
 
Local closed-loop control to force 
shared node voltages 
Shared 
node 
IG VN 
IN 
VN
* 
Key 
Physical 3-phase cable connections 
Control signals/data 
Measurements of voltages or currents 
Simulation boundary 
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and field controls, which dominates the loop latency. The 
generator response time thus sets limits on the ROCOF rate 
(Hz/s) and voltage slew rate (V/s) which can be accurately 
tracked by the hardware. These limits are demonstrated in 
section VI. 
The second mechanism involves amplitude and time/phase 
calibrations of all the signals sampled on the RTS controller. 
Ideally, all these signals would be sampled on identical ADC 
channels with identical instrumentation and anti-aliasing 
filters, with all ADCs read at the exact same instant in time. In 
practice, due to the number of ADC channels used by the RTS 
controller for this (and other) applications, the measurements 
are spread over different ADC cards which are read at 
different times. In addition, some of the ADC cards contain 64 
multiplexed channels with a 10μs channel-channel relative 
skew over up to 64 channels (640μs total read time). Also, 
several different anti-aliasing filter designs have been installed 
over time due to legacy work carried out in the laboratory. 
This is tolerable, although it is useful (and sensible) if a 
common filter design is used for each group of 3 or 6 channels 
(voltages, currents, or voltages and currents) since this 
simplifies the calibration implementation and 
Fourier/sequence/power-flow analysis. The sets of 3 or 6 
measurements should also be made on adjacent ADC channels 
to minimize the timing skew within the sets. 
Fortunately, because the timings of the ADC reads are 
repeatable on a frame-by-frame basis, and because the designs 
of the anti-aliasing filters are known, it is possible to calculate 
and implement calibrations for amplitude and time/phase on all 
channels. This process has been developed and optimized for 
the PHIL application, both for accuracy and minimization of 
computational effort. The steps are:- 
 
1) Calculate amplitude attenuations at the system frequency 
due to anti-alias filter characteristics and correct each 
ADC reading by linear multiplication 
2) To account for the relative ADC channel-channel time 
skews within each set of 3 readings (voltages or currents) 
or 6 readings (voltages and currents), the sample sets can 
be corrected in the time domain by using a 2
nd
-order 
interpolation technique optimized from [25], using the 
most recent 3 samples.  A simpler 1
st
-order technique was 
considered but this introduces small attenuations to the 
signals which would require correction using additional 
amplitude calibrations.  The interpolation delays the 
signals by very small amounts in a staggered manner so 
that all readings appear coherent within each set (but not 
necessarily between sets). Normally the maximum 
relative skews within sets are only of the order of 20μs 
for sets of 3 readings or 50μs for sets of 6 readings, 
which represent small delays within a 2000μs frame. 
Carrying out this correction in the time domain for the 
sets of 3 or 6 readings allows a significant reduction in 
subsequent computational effort when carrying out 
sequence and power flow analysis, by reducing the 
number of trigonometric functions required for those 
stages. On each channel, the procedure calculates 
   
1
20
2
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Where y0, y-1, and y-2 are the most recent, previous and 
oldest samples respectively. Then, the reading can be made 
coherent with other channels by calculating 
01
2
2,1 kxkxky
T
t
x
S
Lag
  
Where tLag for each channel is the small required time offset 
to bring each channel into coherence with all the others in 
the set, and Ts is the frame time. 
3) Carry out Fourier analysis, sequence analysis, and power 
flow analysis, using algorithms optimized for accuracy 
and computational speed, using minimal calculations of 
trigonometric functions by careful re-use of such 
calculations [26, 27]. 
4) Apply overall gross phase lag corrections due to 
anti-alias filter lags and overall relative ADC timings 
across all ADC cards at the system frequency. These lags 
can be significant (up to 45° for an anti-alias filter and 
800μs for overall ADC channel skews across all 
channels). The gross phase lags are applied by linear 
addition (in the frequency domain) to the calculated 
phases of the voltages, currents, and sequences. This 
finally brings all the results from all the measurement sets 
to a point where the signal phases can be compared 
accurately. 
The VT, CT, instrumentation circuits and anti-alias filters 
are designed and constructed using fixed 1% tolerance parts 
throughout (2-pole Sallen-Key filter circuits in the unity-gain 
configuration proving highly effective and repeatable), with 
overall amplitude accuracy of this order and phase accuracy of 
approximately 1°. Thus far, this approach has allowed all 
calibration factors to be calculated theoretically and has 
avoided the necessity for many time-consuming 
measurement-based calibrations. The accuracy of the system 
can be checked against a calibrated third-party device at 
intervals to validate the performance. 
An important item to note is that if the RTS controller 
calibrations are successfully implemented, the RTS controller 
acquires coherent measurements of VN
*
 and VN (and IG). Thus, 
the closed-loop nature of the 80kVA generator control by the 
RTS controller means that (at steady state) the voltages  VN 
can be held exactly in synchronism with the target voltage set 
VN
*
 provided by the RTDS simulator, to within approximately 
1% amplitude and 1° phase. 
The third latency mechanism involves the processing delay 
(interface delay)  tC  within the hardware-RTDS-RTS part of 
the loop. This delay is small, but it must be accounted for, 
otherwise the measured currents IN will lag behind those that 
should ideally arise given the simulated target voltages VN
*
. 
 This is a postprint of a paper submitted to and accepted for publication in IEEE Transactions on Industrial Electronics 
[http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5075548] and is subject to IEEE copyright. 
5 
As previously mentioned, the time taken to read the values 
of VN
*
 at the RTS controller does not contribute to this delay, 
since the VN
*
 and VN voltages can be brought to coherency. 
The processing delay tC  is thus given by the time taken for the 
RTDS simulator to measure IN, process the simulation, and 
output the result. Propagation delays through the twisted pair 
lines will account for only a few microseconds (0.33μs for 
100m in free space). The delay is therefore dominated by the 
CT phase lag (which might give 55μs for a 1° lag at 50 Hz), 
RTDS anti-aliasing filter (a 1 kHz single-pole low-pass filter 
was used, giving a 159μs lag at 50Hz), RTDS ADC sample 
time, processing time (at a 50μs frame time), and DAC output 
time. 
Thus tC might be expected to be in the region of 250-500μs, 
bearing in mind that within the RTDS simulator, the network 
simulation, controls, ADC reading and DAC outputs are 
handled by different processors, and a single 50μs delay is 
incurred for each processor-processor communication. This 
adds several multiples of 50μs to the nominal 50μs frame time. 
The overall delay can be measured and calibrated by adjusting 
tC which introduces a phase advance of 2πf.tC into the control 
of the 80kVA generator (where f is frequency, see Fig. 2), such 
that the power angle (of IN relative to VN ) at the shared node  
becomes the same (within allowed measurement uncertainty 
bounds) both on the RTS controller measurements, and within 
the RTDS simulation/measurement. In practice, by this 
procedure tC has been found to be 425μs, at the higher end of 
the expected range. During the calibration, 20kVA was 
flowing at 400V line-line (29A per phase) at a power factor of 
0.93 (lagging). The average power angle of the measured 
power flows on both the RTS controller and RTDS simulator 
was adjusted (via tC) to be  -20.7±0.2°. 
Note that if the loop latency was not accounted for, the 
power angles perceived at the RTDS and RTS would then be 
divergent by atan(425µs/(1/50Hz))=1.2° even at steady-state 
during all PHIL scenarios, unless artificial components were 
added into the RTDS simulation. During calibration, the peak 
noise on individual sampled RTS/RTDS power angle 
measurements was up to ±0.6° despite the careful use of 
screened twisted pair cables and differential inputs throughout 
the instrumentation/measurement circuits. The noise on the 
power angle measurement occurs partly because the current IN 
can be measured up to 125A, so a 29A flow represents only 
23% of the full-scale range. 
V. CONTROL OF THE FORCED VOLTAGE SOURCE (80 KVA 
GENERATOR) 
A critical capability, handled by the RTS controller, is the 
ability to match the actual voltages VN  to the simulated 
voltages VN
*
  in real time, both in amplitude and phase. Active 
control of the phase of a synchronous generator is 
unconventional, and is achieved here by using fast-acting 
controls for the armature current of the motor which drives the 
80 kVA generator. To create the phase-locking control system, 
an existing application which implemented a droopless 
frequency and voltage control via PID (Proportional Integral 
Differential) control loops has been modified and augmented. 
The generator frequency/phase is manipulated with the throttle 
control, while the voltage magnitude is manipulated with the 
field control. Fig. 2 shows a simplified diagram of the control 
scheme. The error signal for the field PID controller is simply 
the difference between the positive sequence magnitudes of 
VN
*
 and VN. 
The error signal to the throttle PID controller is more 
complex, consisting of two main terms. The first is the 
difference between the frequencies of VN
*
 and VN, which tends 
to bring the frequency of the generator towards that of the 
simulation. The second error term consists of a gain  Kφ times 
the difference between the phases of VN
*
 and VN. This error 
term tends to bring the generator terminal voltages into 
phase-lock with the desired simulation voltages VN
*
. The value 
of Kφ has been set by empirical tuning to 0.2/π, equating to a 
maximum 5 offset for a 90° phase lock error. The 
compensation parameter tC is described in section IV. Use of a 
throttle feed-forward control term Kf (=1) significantly 
improves the phase/frequency response of the generator when 
subjected to step changes in load. The improvement occurs 
because a change in power flow can be measured within 1½-2 
cycles, whereas any resulting change in frequency occurs more 
slowly, as an integral response to power imbalance, inversely 
proportional to the inertia of the generator and HUT hardware.  
Subtle extra features of the control are an addition small 
frequency offset added during the lock acquisition, and code 
for detection of successful lock acquisition/hold. When lock is 
not yet acquired or has been lost, the gain Kφ is set to 0. 
 
 
Fig. 2.  80kVA generator throttle and field controls 
 
The PID controls contain some non-standard code which 
limits the differential control contributions to fixed proportions 
of the error signal magnitudes. This allows differential controls 
to be used (to minimize the generator response time) without 
adding noisy differential control outputs when they are not 
required. A further additional feature is that the field control 
voltage is allowed to become negative at certain times. This 
can be used to forcibly collapse the field current as fast as 
possible, to introduce voltage dips into the hardware. 
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VI. EXAMPLE SCENARIOS 
Results from two scenarios are shown below. These scenarios 
are deliberately designed to show the limits of performance of 
the PHIL system as implemented. Figs. 3 & 4 show simplified 
one-line diagrams of the simulation and hardware 
environments. 
 
 
Fig. 3.  Example of a simple simulation on the RTDS 
 
 
Fig. 4.  Example of a laboratory network Hardware Under Test (HUT) 
 
A. Scenario A: Direct on-line start in simulation 
In the first scenario, an induction machine is started 
direct-on-line (DOL) in simulation (Fig. 3), and then 
disconnected. This causes a transient in frequency and voltage 
which the laboratory network reacts to. In this scenario, DG1 
and DG2 generators are both on-line, working at setpoints of 
1500W, 0 VAR and 8000W, 0 VAR respectively, both with 
frequency droops of 5% and voltage droops of 10%. The 
constant impedance loadbank local to DG1 is set to 9.5kW at 
unity power factor (PF). The constant impedance loadbank 
local to DG2 is set to 9.5kW at PF=0.95 (3.3kVAR). The 
induction machine local to DG2 is running unloaded, 
consuming 1.4kW and 5.2kVAR. 
Fig. 5 shows that the tracking of frequency between the 
HUT and the simulation is suitably maintained. 
 
Fig. 5.  Scenario A: Frequency tracking between hardware and simulation 
 
Phase tracking (Fig. 6) is generally within 1°, apart from a 
brief excursion to 7° during the DOL at t=4s when ROCOF 
suddenly exceeds 0.5 Hz/s. Accurate phase tracking recovers 
quickly following  the initial transient. 
Voltage tracking is shown in Figs. 7 & 8. Generally, 
performance is satisfactory, although there is a finite reaction 
time in the hardware, as the 80 kVA generator field current is 
adjusted to hit the target set by VN
*
. The generator has been 
shown capable of achieving average 200 V/s (line-line RMS) 
slew rates over 1 second, but for sudden changes over smaller 
timeframes the 200 V/s figure is not achievable. Over the 
initial 200ms of a transient, the achievable slew rate is 
approximately 30 V/s. Thus, although VN
*
 only drops at 70 V/s 
in Fig. 7, a lag in the actual performance of VN in hardware is 
still noticeable. The peak voltage tracking error is 5V at t=4s. 
 
Fig. 6.  Scenario A: Phase tracking (angle by which VN leads
 VN
*) 
 
The active power flows in the hardware are shown in Fig. 9. 
Clearly, the hardware loads, especially the loads local to DG2 
including the induction motor, consume less power during the 
startup transient around t=4 to t=7s, due to the drop in 
frequency and voltage. In addition the active power output 
from DG2 rises due to its 4% droop slope. DG1 is not shown 
as its power output is much lower, rising from 1300W to 
1500W during the event. 
 
DG1 
2kVA 
synchronous 
generator 
~ 
 7.5kW 
Induction 
motor with 
flywheel. 
H=1pu. 
No load. 
Shared 
node IN VN 
Static 
controllable 
loadbank 
Max 10kW, 
7.5kVAR 
Static 
controllable 
loadbank 
Max 10kW, 
7.5kVAR 
M 
DG2 
10kVA 
inverter 
generator 
~ 
0.76mH 
per phase 
0.76mH 
per phase 
200 kVA Synchronous generator set 
11kV (line-line), H = 2pu 
~ M 
Laboratory 
power 
network 
10A per phase 
(7kVA) 
Induction motor. 
Torque (pu) 
equal to ½ times 
per-unit speed 
squared. 
H=1pu. 
(Simulated 
heavy fan load) 
 
Shared 
node 
IN 
VN
* 
IEEE type 1 
Excitation system 
11kV voltage 
setpoint (fixed) 
M 
400V (line-line) 
Current sources in 
simulation 
Transformer 
11kV : 0.4kV 
200kVA 
XL=0.0462 pu 
 
Prime mover with 
4% frequency/power droop 
(48.5 to 50.5 Hz) 
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Fig. 7.  Scenario A: Voltage tracking between hardware and simulation 
 
 
Fig. 8. Scenario A: Voltage tracking error 
 
 
Fig. 9.  Scenario A: Active power flows (DG1 not shown for clarity) 
 
To achieve adequate tracking, the recommendation for the 
present system is therefore to limit ROCOF within the 
simulation to less than 0.25 Hz/s, and to limit the voltage slew 
rate within the simulation to 30V/s (0.075pu/s). This should 
ensure peak transient phase tracking errors within 5°, and peak 
transient voltage tracking errors less than 4V (1%). 
 
B. Scenario B: Direct on-line start in hardware 
In the second scenario, a sequence of loads are added and 
then removed in hardware (Fig. 4). The generators DG1 and 
DG2 are disconnected during this experiment. First, a constant 
impedance 9.5kW load at PF=0.95 (3.3kVAR) is added local 
to DG1 (t=6s). Then, a constant impedance 9.5kW load at 
PF=0.95 is added local to DG2 (t=17s). Finally an induction 
machine is started direct-on-line (DOL) in hardware (t=29s). 
These steps are then reversed to disconnect the apparatus. 
Frequency tracking is generally satisfactory (Fig. 10) apart 
from some transient deviations immediately following the 
DOL start. This also shows up as some large (up to 40°) but 
brief phase tracking errors (Fig. 11). The tracking of frequency 
and phase performs much better (less than 5° peak error) 
during the addition and removal of the static loads, and during 
the removal of the induction machine load. 
 
Fig. 10.  Scenario B: Frequency tracking between hardware and simulation 
 
 
Fig. 11.  Scenario B: Phase tracking (angle by which VN leads
 VN
*) 
 
The voltage tracking is shown in Figs. 12 & 13. In this case, 
a major deviation is visible during the DOL start when the 
hardware voltage drops by more than 100V (0.25pu) for just 
over 2 seconds, while the simulation voltage oscillates around 
400V. During the DOL start, the active power reaches 35kW 
and reactive power reaches 45kVAR, a total of 57kVA, 71% 
of the rating of the 80kVA generator. Smaller unwanted 
hardware voltage drops (and rises) of 10V (0.025pu) can be 
seen during the static load additions and removals (about 
10kVA each, 12% of the rating of the 80kVA generator).  
 
Fig. 12.  Scenario B: Voltage tracking between hardware and simulation 
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Fig. 13.  Scenario B: Voltage tracking error 
 
To achieve adequate tracking, the recommendation for the 
present system is therefore to limit sudden load steps in the 
hardware to less than 8kVA, i.e. less than 10% of the rating of 
the generator. This should ensure peak transient phase tracking 
errors within 5°, and peak transient voltage tracking errors 
within about 10V (2.5%). 
 
VII. CONCLUSION 
The methods presented in this paper allow entire power 
networks to be embedded as hardware-in-the-loop. An 
effective new “phase advance” method for coping with the 
interface delay present in a PHIL environment has been 
presented, in which a measured/calibrated parameter tC, equal 
to the interface delay time, is used to calculate a phase advance 
angle. This angle advance is then applied to the PHIL 
hardware generator control as an offset.  This method avoids 
the requirement for unwanted artificial components to be 
added to the simulation, which is the traditional method to 
cope with interface delay. 
In addition, in order to cope with the real-world problems of 
anti-alias filter design and ADC skew, methods for accurately 
calibrating measured amplitudes and phases of hardware 
voltages and currents have been developed and presented. 
These methods use a combination of time-domain and 
frequency-domain techniques which lead to reduced 
computational burden. 
Using a synchronous generator as the interface between 
hardware and simulation has the constraint that neither 
harmonics nor unbalance can be deliberately injected into the 
hardware. There are also limits to the ROCOF and 
rate-of-change of voltage in simulation which can be tracked 
accurately. Using the described setup, tracking with peak 
errors of 5° (phase) and 1% (amplitude) can be achieved for 
simulation slew rates of 0.25 Hz/s and 30 V/s for fast transient 
events. Hardware transients of up to 10% of the synchronous 
generator rating can also be accommodated with 5° (phase) 
and 2.5% (amplitude) tracking errors. However, the use of a 
synchronous generator may allow brief hard faults to be placed 
in the hardware, with resulting currents much larger than 1pu. 
In contrast, an inverter would have to be significantly 
over-designed with corresponding expense to allow such large 
currents to be accommodated without requiring a trip of the 
inverter itself. 
To achieve the demonstrated phase tracking accuracy, using 
a synchronous generator, a fast-responding prime mover in 
conjunction with a feedforward throttle control term has been 
used to good effect. The active power controls are almost as 
tight as can be achieved without the risk of instability, 
although early experiments into the use of a non-linear slope in 
place of the linear gain Kφ show that this might yield some 
further reduction in phase tracking error. 
There are several opportunities for further work. It might be 
possible to improve the demonstrated voltage tracking 
performance using some relatively inexpensive modifications. 
Addition of a feed-forward term to the excitation control 
(feeding forward VAR flow to the field control) might provide 
some improvement. Also, a more powerful solid-state 
excitation system for the synchronous generator would allow 
faster forcing of the field current to hit target voltage values, 
especially during times of dynamically changing VAR flows. 
Only a single-channel device capable of ±30V and 20A would 
be enough to excite the generator with the present slew rates, 
although a larger (bidirectional) voltage range would increase 
the field current slew rate and an oversized current rating 
would be a prudent measure. A lower leakage reactance of the 
generator would also be desirable, although this is an inherent 
property of the generator and cannot be reduced for the 
existing installation. The measurement averaging times of 
1½-5 cycles could also be reduced for the specific PHIL 
application, leading to improved tracking of both phase and 
amplitude. Finally, the simulation architecture and 
anti-aliasing filter design could be modified to reduce the 
magnitude of the 425µs interface delay (tC). 
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